UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Product Advantages

Broadest Cost-Optimized Portfolio

Whether designing an HDMI interface for?4K2K display, an RX beam former for portable ultrasound, or an entire mobile backhaul SoC solution, applications demanding low cost, low density programmable solutions have come to expect a broad feature set for varying levels of integration, performance and power.

The Xilinx Cost-Optimized Portfolio comprises four families that are optimized for specific capabilities:

  • Spartan?-6 FPGA for I/O optimization
  • Spartan-7 FPGAs for I/O optimization with the highest performance-per-watt
  • Artix?-7 FPGAs for transceiver optimization and highest DSP bandwidth
  • Zynq?-7000 SoCs for system optimization with scalable processor integration

I/O Optimized

  • Any-to-Any Connectivity
  • Sensor Fusion

I/O Optimized

  • Any-to-Any Connectivity
  • Sensor Fusion
  • Precision Control
  • Safety and Security

Transceiver Optimized

  • Any-to-Any Connectivity
  • Sensor Fusion
  • Precision Control
  • Safety and Security
  • Image Processing

System Optimized

  • Any-to-Any Connectivity
  • Sensor Fusion
  • Precision Control
  • Safety and Security
  • Image Processing
  • Analytics and Cloud
Product Table

Cost-Optimized Portfolio Maximum Capacity Comparison

? Spartan-6 FPGA
Spartan-7 FPGA Artix-7 FPGA Zynq SoCs
Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, Z-7020
Logic Cells 150K 100K 215K 85K
Block RAM 4.8 Mb 4.2 Mb 13 Mb 4.9 Mb
DSP Slices 180 160 740 220
Transceiver Count 8 -- 16 4
Transceiver Speed 3.2 Gb/s -- 6.6 Gb/s 6.6 Gb/s (Z-7012S, Z-7015)
Memory Interface (DDR3) ???????? ?? 800 Mb/s ? ? ? ????
800 Mb/s 1,066 Mb/s 1,066 Mb/s
PCI Express Interface Gen1x1 -- Gen2x4 Gen2x4 (Z-7012S, Z-7015)
Analog Mixed Signal (AMS) / XDAC -- Dual 12-bit 1MSPS ADC with on-chip temp/supply sensors
I/O Pins 576 400 500 328
I/O Standard Support
(40+ protocols supported)
LVDS, Mini-LVDS, Diff HSTL, Diff SSTL, DisplayPort, XAUI, CPRI/OBSAI,
V-by-One, Triple Rate SDI, 6G-SDI (Artix-7 FPGA/Zynq-7000 SoCs)

Additional Zynq-7000 SoC Specifications

Processor Core

Single- or dual-core ARM? Cortex?-A9 MPCore? (up to 866MHz)

NEON? & Single/Double Precision Floating Point for each processor

L1: 32 KB Instruction/32 KB Data per processor
L2: 512 KB, 256 KB OCM

Memory Interfaces DDR3, DDR3L, DDR2, LPDDR2, 2x Quad-SPI, NAND, NOR
Peripherals 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO, 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO
Documentation
Training & Support
Video
Page Bookmarked
手机购彩网 临海市 湖北省 钟祥市 大同市 兰溪市 湘潭市 松滋市 铁力市 彭州市 厦门市 宜春市 邹城市 彭州市 山东省 金昌市 平度市 海南省 双滦区 忻州市 葫芦岛市 十堰市 平度市 潞城市 临沂市 阜新市 普兰店市 汉川市 兴城市 都匀市 枣庄市 安达市 烟台市 高邮市 梅河口市 江油市 白银市 丰城市 孝义市 石首市 池州市 葫芦岛市 福建省 金华市 梅河口市 胶州市 上虞市 大石桥市 江阴市 吉首市 大庆市 铁力市 深州市 山西省 厦门市 项城市 永州市 原平市 明光市 耒阳市